EAST SEARCH

\$1 \$2 \$3 \$3 \$4 \$5 \$6 \$7 \$8 \$9 1254 59 6387 304 47 202 38 67 48 48 93 93 87 10 10 54 30 30 33 89 89 89 89 89 89 89 89 167 S33 and (circuit with partition\$1) S7 or S14 or S15 or S16 or S23 S5 and (EDA with software) S33 and (on-board with processing\$1) S33 and (circuit with element\$1) circuit\$1 with emulat\$3 S25 and S26 S6 or S8 or S9 or S10 or S11 or S12 or S13 or S17 or S18 or S19 or S20 or S21 or S22 or S2 US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB S5 and (workstation) S5 and ((emulat\$3 near2 system) with board\$1) S5 and (local\$2 with (generat\$3 or produc\$3) with (vector\$1 or stimulus or stimulii)) S5 and ((generat\$3 or produc\$3) with (vector\$1 or stimulus or stimulii)) S5 and (test\$3 with (vector\$1 or stimulus or stimulii)) S5 and (local\$2 with (monitor\$3 or analyz\$3 or analysis or report\$3)) S5 and (on-chip with processing) S5 and (board with circuit\$1) S5 and ((analyz\$3 or analysis) with data) S5 and (retriev\$3 with state\$1) S5 and ((monitor\$3 or report\$3 or test\$3) with command\$1) S5 and (on-board with processing\$1) S5 and (circuit with partition\$1) S5 and (circuit with element\$1) Search String S33 and (reconfigurable with (logic or interconnect\$1)) S30 or S32 S31 and (distributed with (emulat\$3 or processing)) S29 and (distributed with (emulat\$3 or processing)) ((integrated or digital) near2 circuit\$1) with emulat\$3 S25 or S27 S5 and ((detect\$3 or report\$3) with event\$1) S5 and ((monitor\$3 or report\$3 or test\$3) with request\$1) S5 and (element\$1 with state\$1) S5 and (reconfigurable with (logic or interconnect\$1)) S2 or S4 S3 and (distributed with (emulat\$3 or processing)) circuit\$1 with emulat\$3 S1 and (distributed with (emulat\$3 or processing)) (integrated or digital) near2 circuit\$1) with emulat\$3 US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; US-PGPUB; USPAT; EPO; US-PGPUB; USPAT; EPO; US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB **Databases** US-PGPUB; USPAT; EPO; US-PGPUB; USPAT; EPO; US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB JPO. JPO; DERWENT; IBM_TDB DERWENT; IBM_TDB

\$72 \$73 \$74 \$75	S70 S71		S63	S62	S61	S59	S58	S57	S56	S55	S54	S53	S52	S51	S49	S48	S46	S44	S43	S42	S41	S40	S39	S38
32 3 53	50 10	32 <u>1</u>	62 6696	62	1318	167 4	133	210	167	œ	89	25	ω	38	30	<u>5</u> 2	7	87	%	93	27	48	67	38 8
S63 and (test\$3 with (vector\$1 or stimulus or stimulus) S63 and ((generat\$3 or produc\$3) with (vector\$1 or stimulus or stimulii)) S63 and ((local\$2 or on-chip) with (generat\$3 or produc\$3) with (vector\$1 or stimulus or stimulus or stimulus or S65 or S66 or S67 or S68	S63 and (reconfigurable with (logic or interconnect\$1)) S63 and (on-chip with processing)	S61 and (distributed with (emulat\$3 or processing)) S60 or S62	S58 and (distributed with (emulat\$3 or processing)) circuit\$1 with emulat\$3	S58 and (distributed with (emulat\$3 or processing))	((integrated or digital) near2 circuit\$1) with emulat\$3	S53 or S55 6 265 894 pp. or "5 777 489" pp	S53 and S54	S35 or S42 or S43 or S44 or S51	S34 or S36 or S37 or S38 or S39 or S40 or S41 or S45 or S46 or S47 or S48 or S49 or S50 o	S33 and (EDA with software)	S33 and (workstation)	S33 and ((emulat\$3 near2 system) with board\$1)	S33 and (local\$2 with (generat\$3 or produc\$3) with (vector\$1 or stimulus or stimulii))	S33 and ((generat\$3 or produc\$3) with (vector\$1 or stimulus or stimulii))	S33 and (test\$3 with (vector\$1 or stimulus or stimulii))	\$33 and (local\$2 with (monitor\$3 or analyz\$3 or analysis or report\$3))	S33 and (on-chip with processing)	S33 and (board with circuit\$1)	S33 and ((detect\$3 or report\$3) with event\$1)	S33 and ((analyz\$3 or analysis) with data)	\$33 and (retriev\$3 with state\$1)	S33 and ((monitor\$3 or report\$3 or test\$3) with command\$1)	S33 and ((monitor\$3 or report\$3 or test\$3) with request\$1)	S33 and (element\$1 with state\$1)
US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB IL US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB		EPO; JPO; DERWENT; IBM EPO: JPO: DERWENT: IBM	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	USPAT; EPO; JPO; DERWENT;	EPO; JPO; DERWENT; IBM	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	EPO; JPO; DERWENT;	JPO; DERWENT; IBN	US-PGPUB; USPAT; EPO; JPO; DERWENT;	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	EPO; JPO; DERWENT;	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	DERWENT;	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	DERWENT;	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	DERWENT;	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB

10/003184 Frederic Reblewski

EAST SEARCH

6/19/2006

Results of search set S115

Document Kind Codes Title
US 20050071716 A1 Testing of reconfigurable logic and interconnect sources
US 20040260530 A1 Distributed configuration of integrated circuits in an emulation system
US 20040220891 A1 Neural networks decoder

20050331 714/725 20041223 703/23 20041104 706/12

Issue Date

Current OR

Abstract

Page 2 of 4

US 5452239 A US 5377306 A US 5357597 A US 5222193 A	US 5517597 A US 5475793 A	US 5663900 A	US 5684721 A	US 5838948 A	US 5841670 A	US 5937154 A	5943490	US 5956518 A	US 5960191 A	6052524	US 6266760 B1	US RE37488 E	US 6377912 B1	6415188	6496918	6567962	US 6571370 B2	66843494	US 6732068 B2	US 6832178 B1	US 6920416 B1	US 6922664 B1	US 20020066065 A1	US 20020116168 A1	US 20020161568 A1	US 20020177990 A1	US 20030074178 A1	US 20030105617 A1	US 20030233307 A1	US 2004003464 i A i	US 20040044514 A1	US 20040059876 A1	20040078187	US 20040181497 A1
Method of removing gated clocks from the clock nets of a netlist for timing sensitive implemen Heuristic processor Convolutional expert neural system (ConExNS) Training system for neural networks and the like	Convolutional expert neural system (ConExNS) Heuristic digital processor using non-linear transformation	Electronic simulation and emulation system Emulation devices, systems and methods with distributed control of test interfaces in clock do	Electronic systems and emulation and testing devices, cables, systems and methods	System and method for simulation of computer systems combining hardware and software into	Emulation devices, systems and methods with distributed control of clock domains	Manufacturing functional testing of computing devices using microprogram based functional to	Distributed logic analyzer for use in a hardware logic emulation system	Intermediate-grain reconfigurable processing device	Emulation system with time-multiplexed interconnect	System and method for simulation of integrated hardware and software components	Intermediate-grain reconfigurable processing device	Heuristic processor	Emulation system with time-multiplexed interconnect	Method and apparatus for multi-sensor processing	Intermediate-grain reconfigurable processing device	Method, apparatus, and program for multiple clock domain partitioning through retiming	Method and system for design verification of electronic circuits	method and apparatus for dynamically testing electrical interconnect	Memory circuit for use in hardware emulation system	Method and apparatus for multi-sensor processing	Electronic systems testing employing embedded serial scan generator	Method and apparatus for multi-sensor processing	Method, apparatus, and program for multiple clock domain partitioning through retiming	METHOD AND SYSTEM FOR DESIGN VERIFICATION OF ELECTRONIC CIRCUITS	Memory circuit for use in hardware emulation system	Distributed logic analyzer for use in a hardware logic emulation system	Emulation system with time-multiplexed interconnect	Hardware acceleration system for logic simulation	Processing device with intuitive learning capability	Method for detecting has expensive from RTI description	Polymorphic computational system and method in signals intelligence analysis	Real time emulation of coherence directories using global sparse directories	Emulation components and system including distributed routing and configuration of emulation	Neural networks
19950919 703/19 19941227 706/14 19941018 706/25 19930622 706/25			19971104 703/23			1999081/ /16/5		19990921 712/15								_	20040127 716/4	-		20041214 702/189	20050719 703/13			20020822 703/28				•	200312107107			20040325 711/141		20040916 706/23

10/003184 Frederic Reblewski

Interference checked

57.

Frederic Reblewski **EAST SEARCH** 6/19/2006

10/003184

US 6732068 B2 US 6694464 B1 US 6684318 B2	US 6922664 B1 US 6920416 B1	US 20020177990 A1 US 20020161568 A1 US 20020116168 A1	US 20030105617 A1 US 20030074178 A1	US 20030233504 A1 US 20030149675 A1	US 20040034841 A1	US 20040181497 A1 US 20040078187 A1 US 20040059876 A1		יטו עי
Method and apparatus for multi-sensor processing Memory circuit for use in hardware emulation system Method and apparatus for dynamically testing electrical interconnect Intermediate-grain reconfigurable processing device	Method, apparatus, and program tor multiple clock domain partitioning through retiming Method and apparatus for multi-sensor processing Electronic systems testing employing embedded serial scan generator	Distributed logic analyzer for use in a hardware logic emulation system Memory circuit for use in hardware emulation system METHOD AND SYSTEM FOR DESIGN VERIFICATION OF ELECTRONIC CIRCUITS	Hardware acceleration system for logic simulation Emulation system with time-multiplexed interconnect		Polymorphic computational system and method in signals intelligence analysis Emulation components and system including distributed event monitoring, and testing of an II	Neural networks Emulation components and system including distributed routing and configuration of emulatic Real time emulation of coherence directories using clobal space directories	Lesting of reconfigurable logic and interconnect sources Distributed configuration of integrated circuits in an emulation system Neural networks decoder	Title
20041214 /02/189 20040504 703/24 20040217 714/725 20040127 712/15		20021128 703/28 20021031 703/25 20020822 703/28	20030605 703/14 20030417 703/25	20031218 710/107 20030807 706/2		20040916 706/23 : 20040422 703/28 : 20040325 711/141	20050331 714/725 20041223 703/23 20041104 706/12	Issue Date Current OR
								Abstract